

**Electrical Engineering** 



1


# Spatial Language and Compiler

Matthew Feldman, Luigi Nardi, Artur Souza, Kunle Olukotun

#### Introduction

The transition from instruction-based architectures to custom hardware

#### **The CPU Power Wall**




42 Years of Microprocessor Trend Data

Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp


https://www.karlrupp.net/2018/02/42-years-of-microprocessor-trend-data/

#### **Compute Devices at a Glance**



#### **FPGA Crash Course**

- Field-programmable gate array
  - Reconfigurable logic device consisting of
    - On-chip Memory (BRAMs) ~10s Mb
    - Logic Cells (LUTs + FFs) ~1M
    - Processing blocks (DSPs) ~1000s



## Languages for Programming FPGAs

At a glance <sup>[1]</sup>

[1] N. Kapre et al, "Survey of domain-specific languages for FPGA computing," FPL 2016

#### **Register-Transfer Level**

- Traditional hardware description languages are Verilog or VHDL
- There are newer, user-friendly alternatives, like Chisel<sup>[1]</sup>, PyMTL<sup>[2]</sup>, Bluespec<sup>[3]</sup>, MaxJ<sup>[4]</sup>, SystemVerilog, etc.

[1] J. Bachrach et al. "Chisel: Constructing hardware in a Scala embedded language" DAC 2012

[2] D. Lockhart et al. "PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research" MICRO 2014

[3] https://www.ece.ucsb.edu/its/bluespec/index.html

[4] <u>https://www.maxeler.com/products/software/maxcompiler/</u>

#### **Domain Specific**

 Languages rooted in a particular application domain include Aetherling<sup>[5]</sup>, Halide<sup>[6]</sup>, LeFlow<sup>[7]</sup>, DNNWeaver<sup>[8]</sup>, Spiral<sup>[9]</sup>, SNORT<sup>[10]</sup>, ASV<sup>[11]</sup>, etc.

- [5] D. Durst et al. "Type-Directed Scheduling of Streaming Accelerators" PLDI 2020
- [6] J. Ragan-Kelley et al. "Halide: A Language and Compiler for Optimizing Parallelism, Locality, and Recomputation in Image Processing Pipelines" PLDI 2013
- [7] D. Noronha et al. "LeFlow: Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks" FSP 2018
- [8] H. Sharma et al. "From high-level deep neural models to FPGAs" MICRO 2016
- [9] J. Moura et al. "SPIRAL: Automatic Implementation of Signal Processing Algorithms" HPEC 2000
- [10] A. Mitra et al. "Compiling PCRE to FPGA for accelerating SNORT IDS" ANCS 2007
- [11] Y. Feng et al. "ASV: Accelerated Stereo Vision System" MICRO 2019

#### **High Level Synthesis**

- C+pragmas approach: OpenCL<sup>[12]</sup>, Vivado HLS<sup>[13]</sup>, SDAccel<sup>[14]</sup>, LegUp<sup>[15]</sup>, Merlin<sup>[21]</sup>, SOFF<sup>[16]</sup>, etc.
- JVM-based hardware DSL approach: Liquid Metal (Lime)<sup>[18]</sup>, Spatial<sup>[19]</sup>, etc.

<sup>[12]</sup> https://www.khronos.org/opencl/

<sup>[13]</sup> https://www.xilinx.com/products/design-tools/vivado/integration/esl-design.html

<sup>[14]</sup> https://www.xilinx.com/products/design-tools/software-zone/sdaccel.html

<sup>[15]</sup> A. Canis et al. "LegUp: An Open Source High-Level Synthesis Tool for FPGA-Based Processor/Accelerator Systems" ECS 2012

<sup>[16]</sup> G. Jo et al. "SOFF: An OpenCL High-Level Synthesis Framework for FPGAs" ISCA 2020

<sup>[18]</sup> S. Huang et al. "Liquid Metal: Object-Oriented Programming Across the Hardware/Software Boundary" ECOOP 2008

<sup>[19]</sup> D. Koeplinger et al. "Spatial: a language and compiler for application accelerators" PLDI 2018

<sup>[21]</sup> https://www.falconcomputing.com/merlin-fpga-compiler/

## Hardware Design At a Glance

- A good accelerator has optimized computation and memory accesses and keeps all parts of the circuit active at all times
- In order to do this, the designer must make decisions about
  - Parallelism Run operations concurrently
  - Data Locality Manually manage on-chip scratchpads
  - Control Flow Orchestrate how loops execute relative to each other
- Spatial is an MIT License open source language that exposes these knobs, which leads to massive design spaces
- HyperMapper is the key to exploring the large design spaces automatically

#### **Introduction to Spatial**


Understanding loops and the memory hierarchy

#### **Spatial: Control And Design Parameters**

| <b>Explicit</b> parallelization factors (optional, but can be explicitly declared)                            | <pre>val P = 16 (1 → 32) Reduce(0)(N by 1 par P){i =&gt;     data(i) }{(a,b) =&gt; a + b}</pre> |
|---|---|
| Implicit/Explicit control schemes<br>(also optional, but can be used to override compiler)                    | <pre>Stream.Foreach(0 until N){i =&gt;  }</pre>   |
| <b>Explicit</b> size parameters for loop step size and buffer sizes (informs compiler it can tune this value) | <pre>val B = 64 (64 → 1024) val buffer = SRAM[Float](B) Foreach(N by B){i =&gt; }</pre>         |
| Implicit memory banking and buffering schemes for parallelized access   | <pre>Foreach(64 par 16){i =&gt;     buffer(i) // Parallel read }</pre>                          |

#### **Parallel Patterns**

 Parallel patterns are loop abstractions with implicit information about parallelism and access patterns






## X<sub>0</sub> X<sub>1</sub> X<sub>2</sub> X<sub>3</sub> f f f Y

Reduce

Combine elements with

(associative) function f



**Zip** Element-wise combine function *f* 

 Spatial is an *imperative language* that is designed to easily capture parallel patterns<sup>[20]</sup>
 [20] R. Prabhakar et al. "Generating Configurable Hardware from Parallel Patterns." ASPLOS 2016

#### **Spatial: Loops in Hardware**


- A software "loop" is counter chain + controller
  - Counter chain Collection of iterators that are chained together
  - **Controller** A container for a data path or other controllers

- Controllers are nested:
  - Inner contains datapaths of only primitive nodes
  - Outer contains only other controllers (called "children")

Foreach(N by 1) { i => // Outer controller
 Foreach(M by 1) { j => mem(i,j) = i+j } // Inner controller
 Foreach(P by 1) { j => if (j == 0) ... = mem(i,j) } // Inner controller

#### **Spatial: Inner Loop Execution**


 The runtime of a controller (T) depends on its latency (L), initiation interval (II), and number of iterations (iters)




## **Spatial: Outer Controller Schedules**

- Outer controller must take a schedule to describe how their children execute relative to each other
- Schedules include:
  - Sequential No overlapping of child controllers
  - **Pipelined** Coarse-grained overlapping of child controllers
  - Stream Data-driven execution of child controllers
- Sequential and Pipelined are interchangeable without code rewrites

#### **A Closer Look at Schedules**




#### **A Closer Look at Schedules**




## **Spatial: Piecing the Hierarchy Together**

 Consider the slice of a loop nesting with a parent Sequential Controller and three children.




#### **Spatial: Memory Hierarchy**



## **Spatial: Memory Buffering**

 Buffering is implicit duplication of a memory to protect accesses from each other in a Pipelined controller



 The compiler computes buffering automatically, which can explode the resource utilization

## Summary

- There is always a trade-off between resource utilization and performance
- The trade-offs are complex, but HyperMapper can help!